Cyber-Physical Systems (CPSs) are widely used in many applications that require interactions between humans and their physical environment. These systems usually integrate a set of hardware-software components for optimal application execution in terms of performance and energy consumption. The AXIOM project (Agile, eXtensible, fast I/O Module), presented in this paper, proposes a hardware-software platform for CPS coupled with an easy parallel programming model and sufficient connectivity so that the performance can scale-up by adding multiple boards. AXIOM supports a task-based programming model based on OmpSs and leverages a high-speed, inexpensive communication interface called AXIOM-Link. The board also tightly couples the CPU with reconfigurable resources to accelerate portions of the applications. As case studies, AXIOM uses smart video surveillance, and smart home living applications.
Introduction
"Cyber-physical systems (CPSs) integrate computation, communication, sensing, and actuation with physical systems to fulfill time-sensitive functions with varying degrees of interaction with the environment, including human interaction." [1] . A similar def-inition for CPS is "an integrated framework of a network of information processing, sensors and actuators" [2, 3] . Such systems allow a close interaction not only system to system, but also with human-system or vice-versa, and are getting ever more pervasive in many daily life activities [4] [5] [6] . The CPS domain includes Internet of Things (IoT), smart homes, smart cities, or the smart grid. Everyday life is becoming increasingly dependent on CPS (e.g., smart video surveillance). Since 2008 CPS is a high priority research topic [7] . The noted challenges in designing a CPS architecture are infrastructural challenges, time management, data management (the data workflow), proper software-hardware integration (implementational challenges) and compliance with standards.
The AXIOM project (Agile, eXtensible, fast I/O Module) provides a general framework focusing on easily mapping applications to multi-board processing platforms [8, 9] . Unlike other research effort s (such as CONTREX [10] , DREAMS [11] , EM C 2 [12] , MultiPARTES [13] ) that focus mainly on the mixed-criticality appli-
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JID: MICPRO [m5G; July 7, 2017; 14:21 ] cations, AXIOM provides a generic platform with its complete application development suite. Despite the existence of many FPGAbased boards, to the best of our knowledge our approach is the first that combines all the features (especially parallel programmability, connectivity and scalability). To illustrate this, we compared more than twenty boards needed for modern CPS applications, most of which coming from crowd-funding initiatives (some of which met our targets, while others did not), and present the comparisons in Table 1 .
In this paper, we describe the key features of AIOM, and its progress to date. Our contributions are:
• We detail the software stack and programming model support for AXIOM based on OmpSs programming model [14] .
• We illustrate in detail the low-level, inexpensive, high-speed AXIOM-Link, and the supporting OS drivers.
• We discuss the results from our design space exploration, based on the execution traces generated by OmpSs. OmpSs now supports instrumentation with Extrae [15] to generate Paraver [16] traces, for cluster and FPGA executions, for further execution analysis.
• We provide a first set of results from the project hardware prototypes.
The rest of the paper is organized as follows: in Section 2 , we explain how the support for threads is provided using the AXIOM stack and the OmpSs programming model together with the profile support in Section 3 ; in Sections 4 and 5 we illustrate the high-speed AXIOM-Link and describe the corresponding OS drivers. In Section 6 we discuss our evaluation platform, while in Sections 7 and 8 we present our application scenarios and our experimental results. We also discuss the related works in Section 9 and finally, we conclude the paper.
Programming model of AXIOM
The AXIOM software stack is depicted in Fig. 1 (a) . In this section, we briefly describe the OmpSs programming model; the extensions planned for OmpSs to spawn tasks in the FPGA-device, and the extensions needed to support the cluster version of AX-IOM.
Introduction to OmpSs programming model
The OmpSs programming model supports the execution of heterogeneous tasks written in OpenCL, CUDA, or a high-level C or C++ language that can be converted to the machine language used in GPUs or converted to the bitstream to program FPGAs. Also, the runtime supports the communications within a cluster of distributed memory machines. OmpSs can target tasks to the different nodes of the cluster. From the programmer perspective, the annotations required for the cluster support are exactly equivalent to the symmetric multiprocessing (SMP). Currently, both OpenCL and CUDA options require the programmer to provide the OpenCL or CUDA code and use the OmpSs target clauses (similar to the OpenMP target clauses) to move the data to the associated accelerator. In the AXIOM project, we are using the same technique to spawn tasks to the FPGA provided there was a compiler to generate the FPGA bitstream implementing the task, from C or C++ code or bitstream available with a known interface to access the data.
For executing tasks in the cluster version, the programmer needs to specify the task as plain C or C++ code. Execution on the OmpSs@cluster version automatically allows the runtime system to spawn tasks to remote nodes. The programming model allows parallelizing applications on the AXIOM cluster and spawn tasks on the FPGAs available on each board. Using OmpSs@cluster with FPGAs support, programmers express two levels of parallelism. The first level of parallelism targets the AXIOM-cores, i.e. the cores that are available on the AXIOM-board (e.g., the ARM-A9 cores in the case of a Xilinx Zynq SoC). Tasks at this level are spread across the AXIOM boards as if they would be executed on an SMP machine. The second level of task parallelism is expressed through the OmpSs extensions targeting the FPGAs (see below, Section 2.1.1 ). The OmpSs programming model is based on two main components and some additional tools. They are:
• The Mercurium compiler [17] takes the source code and understands the OmpSs directives to transform the code to run on heterogeneous platforms, including OpenCL and CUDA, accelerators. For AXIOM the compiler has been extended to generate and support FPGA-based accelerators.
• The Nanos++ runtime system [18] , which is the responsible to manage and schedule parallel tasks, respecting their dependencies, transferring the data needed to/from the accelerators when needed, and the lower-level interactions.
• Additionally, OmpSs can use the Extrae tool [15] to generate execution traces that can be later visualized with the Paraver tool [16] , and analyze the execution behavior.
OmpSs extensions for FPGAs
OmpSs was extended to support the Zynq chip with the FPGA selected in the AXIOM project. The main extension to the OmpSs programming model to provide support for these chips in the Mercurium compiler is to incorporate a new target device named fpga , in addition to the current smp, cuda and opencl devices. The fpga device will cause the Mercurium compiler to understand that the function annotated is to be compiled with the Xilinx Vivado HLS compiler for the FPGA in order to generate the bitstream. Other extensions may be necessary as the number of accelerators for each accelerator type. Fig. 1 (b) shows the main phases of the bitstream generation and compilation of the OmpSs code. With this extension, the compiler generates the code for the runtime system specifying the tasks that should be run in the FPGA device. The code is compiled with a back-end compiler (e.g., gcc) that will be executed in the Zynq-ARM cores. This binary code ( OmpSs.elf in Fig. 1 (b) ) will call the Nanos++ runtime with FPGA execution support. This support is based on the DMA library and the FPGA-DMA driver in the system. Indeed, the tasks with target device(fpga) are extracted, modified and, using the Xilinx toolchain transparently to the programmer, the bitstream with the FPGA accelerators is automatically generated.
Runtime support
The runtime support has two parts: i) first part is responsible for the FPGA-based execution, ii) second part for cluster environment.
FPGA runtime support
The Nanos++ runtime system has also been extended, in the following ways:
• Support to spawn tasks in the FPGA device.
• Support for the target clauses related to data transfers. Datacopy clauses ( copy_in, copy_out, copy_inout ) trigger the data transfer of the data specified to/from the FPGA device. Also, dependence clauses will trigger data transfers to the device by default.
• Support for data transfers to/from the FPGA. The Nanos++ runtime now invokes the services of the DMA library developed to transfer data in the FPGA environment.
• Include the FPGA device in the support of the implements clause to allow several implementations of tasks to be scheduled in the available processors/devices.
In terms of FPGA support, the DMA library interface provides the means to interact with the Linux driver supporting the FPGA device. In the current prototype, when the data transferred is to the FPGA hardware, the IP kernel is initiated automatically. The computation on the data proceeds to the end, and after finishing, the results can be read back to the host from the FPGA.
The main DMA library primitives allow to get the number of IP accelerators present in the FPGA device, and the handles to operate with them. For each IP accelerator, the library allows to open input and output DMA channels to send/receive data to/from it. The library allows to allocate special memory buffers in kernel space to exchange data between the Linux kernel and the FPGA hardware. Kernel buffers are pinned to physical memory to avoid swapping them out, while a DMA transfer is in progress. Buffers can be submitted for a DMA transfer to/from the specified device. Data transfers can be monitored to determine if they are in progress, they have finished, or a transfer error has occurred. This interface is used by the Nanos++ runtime system to drive the work of the IP accelerators in the FPGA.
Cluster runtime support
The OmpSs@Cluster [19] approach uses a communication layer to launch tasks to remote nodes. Task descriptors and data travel on the communication layer. In our current implementation, this layer is GASNet [20] , usually running on top of MPI [21] an Ethernet link. Next step is to provide the runtime with a communication layer that can exploit the high-speed dedicated interconnection AXIOM-Link (see Fig. 1 (a) ) using the AXIOM network interface explained in Section 4 . Fig. 2 shows an example of matrix multiplication that has been annotated with OmpSs directives. Note that this code is independent of the execution platform (i.e., cluster, nodes with FPGAs, nodes with GPUs.), being the runtime responsible for taking care of the task execution scheduling of the tasks to the devices or nodes of the cluster, transparently to the programmer. In particular, this code shows a parallel tiled matrix multiply where each of the tiles ( BS × BS sub-matrix) is a task. A, B and C are NB × NB matrices of pointers to BS × BS sub-matrices.
Ompss coding example
Each of those tasks has two input dependencies and an output dependence that will be managed at runtime by Nanos++. Those tasks will be able to be scheduled/fired to a SMP or FPGA , as it is annotated in the target device directive, depending on the resource availability. The copy_deps clause associated to the target directive hints the Nanos++ runtime to copy the data related to the input and output dependencies to/from the device when necessary.
Profiling support
The current implementation provides support to profile and trace cluster execution. At the same time, a new hardware tracing mechanism allows to profile and trace basic information from fpga tasks. Traces are automatically generated and translated to Paraver traces if specified at execution time. Those traces include both application and OmpSs runtime execution state information so that the programmer can analyze the parallel execution behavior to detect potential performance bottlenecks. In Section 8 some trace results are presented and discussed. Those results uncover the need for hardware profiling support.
Hardware profiling support
A new hardware support for FPGA profiling and tracing (from inside FPGA) for high-level languages has been introduced. This new feature is, to the best of our knowledge, novel for task-based parallel heterogeneous programming. The support is in the process of being integrated into the FPGA-task acceleration in OmpSs and the support is transparent to the programmer. The first profiling and tracing objective is to have input and output memory transfer, and computation information from inside the OmpSs fpga task execution. With this aim, the idea is to:
• Create a hardware platform that integrates hardware profiling counters that can be read from both SMP cores and fpga accelerated tasks, transparently to the programmer.
• Create hardware counters that do not affect the performance of the fpga tasks.
• Make the fpga tasks return the profiling information as part of their outputs, transparently to the programmer.
• Interpreting the profiling information in the OmpSs runtime device dependent layer, transparently to the programmer.
• Include the profiling information to the automatically generated Paraver trace.
Our implementation has used the OMPT API [22] to generate the execution traces using the Extrae instrumentation tool. The OMPT API helps to integrate profiling of different accelerators/devices and CPUs using the same API that can be supported by different instrumentation tools.
The AXIOM network interface

The network interconnect controller
After an initial exploration of the 32-bit Xilinx Zynq platform, the AXIOM platform is now designed around the Xilinx Zynq Ultrascale+ SoC that features a quad-core ARM A53 processor Application Processing Unit (APU) tightly coupled with FPGA fabric. AX-IOM is designed to be modular at the next level, allowing the formation of more efficient processing systems through low-cost, but scalable high-speed interconnect. The interconnect will utilize the integrated gigabit-rate transceivers with relatively low-cost USB-C connectors to interconnect multiple boards. Such connectivity will allow users to build (or upgrade at a later moment) flexible and low-cost systems by cascading more AXIOM boards, without the need of costly specialized connectors and cables. AXIOM boards will feature two or four bi-directional links, so that the nodes can be connected in many different ways, such as ring and 2D-mesh/torus. Fig. 3 illustrates the network interface (NI) architecture, originally introduced in [9] , which implements remote direct memory access (RDMA) and remote write operations (raw data) as basic communication primitives visible at the application level. It consists of a queue set for RDMA and raw data messages, a set of hardware counters, control/status registers, a DMA engine, a lowlevel packet router, and two internal controllers for transmitting and receiving messages.
As depicted in Fig. 4 , the message descriptor types handled by the NI can be divided in two main categories: raw messages, and RDMA transactions messages. Raw messages are messages for which the Network interface provides message buffers directly in the FPGA memory region. Their length is up to 128 bytes and they are used either to direct a message to a specific node (using the Node ID), or to a neighbor interface using the interface ID, in order to provide a way to implement a discovery algorithm in the Linux OS. RDMA transactions can be of three kinds: RDMA Read requests (where a node asks a copy of the memory on a remote node), RDMA Write requests (where a node writes on the memory of a remote node), and LONG messages (which are RDMA write requests for which the destination remote address is decided by the remote node by taking it from a set of preallocated buffers). All messages have a port specification, which is used in the software stack to provide separate reception queues.
To send a new message, the OS posts its descriptor to the NI queues. The local hardware counters are used to register the progress of RDMA requests (described in Section 4.2 ). The memory-mapped control/status registers can be used by the OS to configure notification parameters (e.g., acks at OS-level upon successful packet transmission and IRQs), and monitor the progress of RDMA requests, respectively. The DMA engine is used for loading and storing data from/to the local SDRAM. The local APU communicates with its local NI via the Master High-Performance Port 0 (MHP0) and Slave High-Performance Coherent Port 0 (SHPC0) interfaces. MHP0 is used to access the control/status registers, while SHPC0 allows fast and coherent data storage to the local external memory. The router module shown in Fig. 5 implements the routing and network discovery processes. The AXIOM routing algorithm will feature store-and-forward packet transmission with virtual circuits (VCs), and the network discovery process will be initiated at boot time by the master node of network. After the process completion, every node will have its id, and local routing table, based on which all packets will be forwarded to output links.
The core router components can be outlined as: i) input buffering, ii) control, and iii) crossbar and link traversal. The input buffering module consists of four link controllers (LC), where each link employs queues to implement three VCs to store different priority packets. The router uses a Xon/Xoff strategy for notifying adjacent nodes on VC input buffer availability. If a VC queue reaches a predefined threshold, the router instantly transmits a Xoff packet to the link's adjacent node to block further packets transmission. Similarly, when the VC fullness drops below a certain level, the router instantly transmits a Xon packet to the link's adjacent node to resume packets transmission via this particular link.
The route calculation (RC) finds the required output interface for a packet, based on the routing table and destination node, starting from the highest VC. If the VC number of the output link is enabled, then the packet is forwarded to the corresponding VC allocation (VCA). For each input link, the VCA always attempts to serve the VC with the highest priority, except if its destination node input VC buffer is blocked. In that case, it falls to the next lower input VC.
During the switch allocation process, the packets from each buffer request a Xbar output. The switch allocation pairs the Xbar inputs to the Xbar outputs as efficiently as possible, trying not to leave an output link idle. If more than one packets request the same output link, the grant policy decides according to:
• If packets are of the same priority (e.g., both VC2), it chooses one (in a round-robin based fashion) to grant an output port, while at the same time looks for available packets of lower priority (VC1 or VC0) on the same input link that requires a different port.
• Repeat until all packets are served.
The use of VCs with priorities ensures that we avoid protocol deadlocks in the network. As we use low priorities for requests, medium priorities for responses and a top priority for acknowledgments, there is no possibility for high-priority packets to clog the network as their priority will be less or equal than the requests that were accepted by the network. Thus in the case of a high network congestion, acknowledgments will exit the network, then responses will be sent, and then more requests will be accepted. The crossbar module is responsible for forwarding all available packets to their output links. All packets then traverse via the physical link to the neighbor node and are stored to the corresponding VC input queue. Finally, Fig. 6 shows how AXIOM boards can be interconnected in 2D mesh. Fig. 7 illustrates the flow of transmitting raw/neighbor messages. The OS hosted on node N0 posts a Tx neighbor/raw descriptor to the NIC queues for transmission. The NIC controller pops the descriptor, creates a raw packet and transmits it via VC1 to N1. When the N1 NIC receives the packet, it posts an Rx neighbor/raw descriptor that the N1 OS reads and extracts the payload. Fig. 8 depicts the procedure of transmitting long/RDMA write messages between node N0 and N1. The N0 OS posts a Tx long/RDMA write descriptor to the NIC queue. The NI internal controller parses the descriptor and transmits to N1 via VC1 an init packet that designates the data payload size, followed by long/RDMA write packets, each "carrying" a subset of the requested data. On the N1 side, when the init packet is received, the local NI associates a local hardware counter with the corresponding message, and initializes its value to the number of expected long/RDMA write packets. As soon as all packets are received, the NI posts an Rx long/RDMA write descriptor that the N1 OS can parse it to retrieve the requested data. Moreover, the N1 NIC sends an ack packet via VC2 to N0 with the total number of bytes received. When the N0 NIC receives it, if already configured by the OS, it can post an Rx descriptor to signal the N0 OS that the long/RDMA write is successfully transmitted.
Packet flow
Finally, Fig. 9 shows the transmission procedure of RDMA read messages between node N0 and N1. The N0 OS posts a Tx RDMA read descriptor to the NIC queue. The NI controller parses the descriptor and transmits via VC0 an RDMA read request packet. On the N1 side, when the RDMA read packet is received, the local NI essentially follows the RDMA write procedure described above, in order to transmit all requested data to N0. N0 associates a local hardware counter with the corresponding message, and initializes its value to the number of expected long/RDMA write packets. Again, when all packets are received, the N0 NI transmits an ack packet to N1 with the number of bytes that were received, and also posts an Rx RDMA read descriptor to signal the local OS that all requested data have arrived to the designated address.
The AXIOM network drivers
The AXIOM network stack is a software stack developed on top of Linux which is meant to provide an efficient access to the AX-IOM NIC features, including Remote DMA transfers.
The network stack (see Fig. 10 ) is composed by a Linux kernel driver that provides a proper interface for the user libraries, exposing high-level constructs that are then mapped into the NI registers. An additional kernel driver also takes care of the memory allocation (see Section 5.2 ). In the user space, a set of libraries and daemons (see Section 5.3 ) are used to provide user space services to the AXIOM applications.
Network interface kernel drivers
The architecture of the kernel drivers handling the network is depicted in Fig. 11 . The main components of the stack are the following:
• A set of software queues (one per port) for the small messages;
• A set of software queues (one per port) for the descriptors of the long messages; • A RDMA queue to store the descriptors of the RDMA requests;
• A pool of descriptors that are pre-allocated by the driver to be used to automatically allocate long messages upon their arrivals;
Please cite this article as: D. • A set of kernel threads that are responsible for polling the incoming message queues, demultiplexing their content into local kernel-level buffers, and for filling the long message descriptor FIFOs.
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All these components exports custom IOCTL commands to userspace applications (see Section 5.3 ).
An additional kernel driver is dedicated to the memory management. The main idea of the driver is that each board dedicates a contiguous physical memory range to RDMA transactions. That memory range is handled by the AXIOM memory driver, which is responsible of assigning subsets of that memory range to the various user processes. These per-process memory assignments are used by the AXIOM memory allocator to provide dedicated and shared memory across the AXIOM cluster.
Memory allocator
The AXIOM memory allocator is responsible for the memory subsystem used by the AXIOM drivers and by the AXIOM applications.
The starting point is the physical memory available to all nodes. We make the hypothesis that each node has a physical RAM memory mapped at similar addresses (this is true in the case of AXIOM, where the cluster is composed by homogeneous nodes). The physical memory available is at least partly RDMA-addressable.
The main idea behind the AXIOM allocator is to handle a part of the memory of each node in the AXIOM cluster in a way compatible with the RDMA support of the AXIOM NIC described in Section 4.1 . This is solved on each node by reserving a dedicated range of contiguous physical memory; that reserved memory is outside the memory range directly managed by the Linux kernel, and is then managed by the AXIOM allocator which will be responsible to map memory regions to the various processes composing an AXIOM application.
The kind of memory that can be allocated by the AXIOM allocator is either a private memory or a shared memory. Allocating private memory guarantees unique address ranges only on the node requesting it (that is, two nodes may end up allocating private memories at the same virtual address). Allocating shared memory guarantees that the range of memory allocated is unique among all the AXIOM cluster . Note that the allocator provides guarantees on the uniqueness of the address in the cluster, but not on its coherency or synchronization, which is guaranteed by the higher software layers based on DF-threads or OmpSs/GASNet.
The AXIOM allocator is internally composed by three levels (see Fig. 12 ): Level 1 is responsible for reserving regions of memory at cluster level. The idea is that this reservation is only inquired at start/end of an application to reserve the maximum (shared or private) memory used by the application. This level is implemented partly inside the device driver (to enforce memory mapping and correct memory addressing), and in the axiom-init application (on the master node of the cluster, see later).
Level 2 is responsible to allocate macro-blocks of shared memory to specific nodes. In other words, this coarse-grained allocator is responsible for guaranteeing that the allocation of shared memory will return unique addresses at cluster level. This level is implemented inside the axiom-run application (on the application master node, see later).
Level 3 is finally responsible of each single allocation of private/shared memory. Various allocators can be supported at this stage, such as LMM [23, 24] and in the future TLSF [25] . These fine grained allocators will work locally on each node providing quick and efficient allocation of memory that has been reserved by Level 1 and 2.
User space applications and service libraries
The AXIOM Network drivers have been developed together with a set of applications that complement the driver functionality.
The first application we will describe is the axiom-init Linux daemon. The idea is that axiom-init includes in user space some of the services that normal networks (like TCP/IP) include in their kernel layers. This approach has the advantage to limit the size of the AXIOM drivers, leaving everything which is configuration dependent in user space (thus allowing easier changes).
axiom-init is responsible for the following services:
• It handles the initialization part of the cluster. In particular, it is responsible for running the AXIOM discovery algorithm (used to discover the topology of the network and set up the IDs of the nodes), for computing the node routing tables and setting them on each node of the cluster.
• It is responsible for a set of diagnostic protocols that are handled with a set of separate applications like axiom-ping (note that in TCP/IP implementations these services are typically implemented in the kernel driver; in AXIOM, axiom-init provides the same kind of support but in user space). • It provides a set of services for starting applications, like providing the application ID, as well as a service to spawn processes in the cluster.
Another set of applications is then provided to implement a simple messaging and diagnostic interface. In this list, we include:
• axiom-info , which is used to provide information on the node ID, on the routing table on the local node, and on the set of interfaces available on the node.
• axiom-traceroute , axiom-netperf , axiom-ping , which are used to provide services similar to their Unix counterparts.
• axiom-send , axiom-recv , axiom-rdma , which are used to send and receive long, raw messages, and to trigger test RDMA operations.
Finally, another fundamental application in the AXIOM stack is axiom-run . axiom-run is used to provide a set of services to AXIOM applications:
• An AXIOM application running on the cluster is composed by a single executable which is run once for each node of the cluster. axiom-run provides the AXIOM application startup procedure, allowing the possibility to spawn a process on a subset of the nodes of the cluster. In order to do that, it uses the spawn service provided by axiom-init to start a process on a single node.
• It provides the support for application termination. In particular, in case one of the processes spawned on a node terminates, it is responsible to terminate all the other processes on the nodes of the cluster.
• It provides a standard output redirection service for the spawned processes. In other words, the standard output of the spawned process is captured by slave executions of axiom-run on each node, and redirected to the master application node (that is the node from where the user started the application initially).
• It provides other additional services to the AXIOM applications such as a synchronization barrier for all nodes running the application, and the Level 2 of the AXIOM allocator (which requires synchronization only at application level). These additional services are located in the first node used by the application, which is named application master node .
axiom-run and axiom-init are provided together with their respective user libraries. These user level libraries are used to let third party applications interact with them in a simpler way.
AXIOM Evaluation Platform (AEP)
Design space exploration (DSE) and its automation is an important part of our current performance evaluation and power estimation methodologies [26] [27] [28] . The proposed method in AXIOM requires first exploring and modeling parts on the simulator and then, once the DSE is completed, implementing them on the FPGAbased prototypes. This has the considerable advantage of allowing immediately to develop the software stack early. AEP is made of two important tools: the HP-Labs COTSon simulator [29] and the Xilinx Zynq based platform. Given the goals of this project, we also needed a more flexible platform for the DSE. The simulation platform is used to understand better bottlenecks (e.g., the congestion on a bus, cache size), which are not trivial to track on the FPGA prototyping platform. COTSon also includes an interface to the HP McPAT tool [30] for estimating the power consumption. Table 2 presents some advantages of using COTSon for our purpose.
COTSon uses the so-called "functional-directed" approach. The simulator permitted us to execute the full-system simulation. The "mediator" of COTSon represents the model of a switch, and our aim is to modify it to model the behavior of our custom interconnects. The motivation for multiple interconnects derives from the AXIOM project design that aims to separate the traffic for building a multi-board system and the traffic for the internet related connection. With the COTSon mediator, we can model both cases. The SimNow is the virtual machine (VM), which models all details of a computer. AMD is also providing a separate SDK to model any particular board that has to be plugged-in (such as a network card or a GPU).
Thread support
Synchronization and distribution of data can be managed efficiently by reorganizing the execution in such a way that the threads follow more closely the data flow of the program (such as with DF-Threads [31] ). DF-Threads can be efficiently implemented by a distributed hardware thread scheduler which support fault tolerance at the hardware level and efficient fine grain dataflow thread distribution [32] . To reduce the thread management overhead, the scheduling needs to be accelerated in hardware, by mapping its structure into the FPGA. A DF-Thread is defined as a function that expects no parameters and returns no parameters. The body of this function can refer to data which reside at the memory location for which it has got the pointer. The DF-Thread API's are summarized below [33] :
• void * DF_TSCHEDULE(bool cnd, void * ip, uint64_t sc) : Allocates the resources (a DF-frame of size sc words and a corresponding entry in the distributed thread scheduler or DTS) for a new DF-Thread and it returns a frame pointer fp . The ip is the instruction pointer of DFThread. The allocated DF-Thread is not executed until its sc reaches 0 and together also satisfy the boolean condition cnd .
• void DF_DESTROY() : To release allocated resources held by current DF-Thread.
• uint64_t DF_TREAD(uint64_t offset) : Loads the data indexed by offset from the current thread of DF-frame.
• void DF_TWRITE(uint64_t val, void * fp,uint64_t off) : The data val is stored into the DF-frame pointed to by fp at the specified offset off .
• void * DF_TALLOC(uint64_t size, uint_8 type) : Allocates a block of memory of size words and returns the pointer (or null) while type specifies the special purpose memory type.
• void DF_TFREE(void * p) : Frees memory pointed to by p .
Application scenarios of AXIOM
Smart video surveillance and smart home applications are now a hot topic in CPS and we have customized these two scenarios for our AXIOM platform.
A. Smart Video Surveillance (SVS)
For SVS case study, we selected an automated smart marketing scenario involving real-time face detection in crowds while per- forming demographics estimation (e.g., age, gender and ethnicity).
The SVS scenario will employ state-of-the-art cognitive computer vision techniques based on models built from a boosted cascade of classifiers combined with deep convolutional neural networks. A low-power high-performance inference engine for such models will be implemented in the reconfigurable logic of the SoC using the OmpSs programming model. Since this scenario will analyze high-definition (HD) video feeds, other computational challenges related to video processing must also be addressed. HD video stream decoding (i.e., format parsing, codec implementation, demuxing and color space conversion) will be performed by relying on a heterogeneous computing approach combining single instruction, multiple data (SIMD) instructions with on-die logic blocks.
B. Smart Home Living (SHL)
Regarding the SHL case study, a solution to enhance the security level of the house and to increase the comfort of the smart home has been implemented. The solution developed consists on a system that is able to analyze multimedia streams captured in specific points inside and outside the house. Fig. 13 shows an overview of SHL scenario. The system receives the multimedia streams from the networks, splits and decodes the audio and the video streams and analyses the raw data using machine learning algorithms to extract information from the two media components. The information extracted from the media data are correlated to define the feedback that will be sent to the user of the house. The main goal of this project is to achieve a high level of automation and allowing a natural interaction between the user and the house. To achieve this goal is required that the time to analyze the data and to produce the feedback should not interrupt the user's actions flow and this represents a strict timing constraint for our system. To take advantage of the heterogeneity and the cluster architecture of the AXIOM system the OmpSs directives will be introduced in the code of the SHL application. Different solutions will be explored for the purpose of defining the tasks that can be concurrently executed and defining the granularity of these to satisfy the requirements of the SHL application. OmpSs@FPGA directives will be used to efficiently synthesize the most time consuming sections of the algorithms on FPGA resources and OmpSs@Cluster will be used to split the execution of the application in different nodes of the cluster to gain the timing constraints and at the same time to minimize the hardware resources and energy consumption.
Evaluations and results
In this section, we present some preliminary results for some software and hardware prototypes the AXIOM project is designing and implementing. Table 3 shows the execution time and GFLOPS of the matrix multiplication of Fig. 2 for different execution environments. Those environments are: i) one core of the UDOO × 86 cluster [34, 35] , using/not using NEON SIMD instructions, ii) all cores (four) of the same node of the UDOO cluster, with or without NEON instructions, iii) all cores of the two-node UDOO cluster, with and without NEON instructions and iv) a Zynq ZC706-SoC using the FPGA to accelerate the matrix multiply tiles. All the results are for a tiled matrix multiply with BS = 128 and 1024x1024 matrices. The number of worker threads to perform the computation is the same as the number of cores used. Speedup results are obtained comparing each environment result, with NEON instructions or FPGA, to the UDOO 1 core environment without NEON instructions. On one hand, the use of NEON SIMD instructions significantly improves the application performance, and in general, it seems that there is good scalability inside one node. Nevertheless, the Zynq ZC706 board result, using FPGA accelerators for the matrix multiply, shows a much better performance than the UDOO cluster. It can be stated that the AXIOM platform will outperform the UDOO cluster (using NEON instructions) by 1.5 ×, if only the FPGA is used in each node. Fig. 14 shows the execution time of a matrix multiply with BS = 128 and 2048x2048 size for 1 and 2 UDOO nodes and 1 to 4 worker threads per node for the case of using NEON SIMD instructions. With only one node and 4 threads, the OmpSs matrix multiply already achieves a speed-up of 3.8 × compared to the case of 1 node and 1 thread; showing that OmpSs@cluster scales pretty well inside one node. However, it seems that there are some overheads that reduce the scalability when using the two nodes of the cluster. One possible reason is the fact of using one helper thread to do the communication management, only necessary when having more than one node in the cluster. That provokes oversubscription when using 4 worker threads, plus the communication helper thread, in the 2 nodes case (with only 4 cores per node). Although for large systems this is not an issue, improvements on this may benefit applications using the full system resources. Furthermore speed dedicated interconnection AXIOM-Link should help to reduce those overheads and improve the scalability of the OmpSs applications. Fig. 15 shows the execution of the OmpSs N-Body with target device(smp) for 1 and 2 nodes and blocksize BS = 128 , and from 1 to 4 threads per node. The number of iterations done in the N-Body is 100 and the number of particles is 8 K . In this case, the block-size determines which amount of particles forces or updated particle positions should be computed by one task. Results show, as for the matrix multiply, that OmpSs@Cluster scales pretty well inside one node meanwhile it seems that the scabilitiy when using the two nodes is not ideal. The reason seems to be the same as before: the overhead of communication and the oversubcription due to the communication helper thread, and then, again, the use of the interconnection AXIOM-Link should help.
Ompss timing results
Profiling and tracing results
In this sub-section, profiling and tracing results are presented. Cluster profiling results have been obtained using a cluster of UDOO × 86's; meanwhile, one node traces with fpga task executions are on a Zynq 706 board. formance result. In this Paraver trace, the dependences between tasks have not been shown for clarity purposes.
Cluster profiling
One node profiling
In this case, and for the purpose of presenting an execution trace that helps to detect a performance bottleneck, we have selected a sub-optimal hardware/software co-design of the parameters and task target devices of the tasks of an OmpSs application in one node and accelerating tasks in the FPGA. Therefore, Fig. 17 shows a Paraver trace of the parallel execution of the OmpSs matrix multiply ( BS = 128 ) in Fig. 2 , running in a Zynq machine and using one thread for smp task executions and one thread for fpga task submissions to two accelerators. In this Paraver trace, pink areas correspond to the task creation on the master thread (top), yellow areas correspond to smp tasks running in the SMP and purple areas are for the submission of fpga tasks to one of the FPGA accelerators. Light green in the helper thread corresponds to thread waiting for more tasks to be submitted to the FPGA.
On one hand, this execution trace shows significant load imbalance between the two threads. The reason is the decision of executing tasks in SMP when the FPGA, at the same task granularity, is much faster than the SMP. The programmer could decide either to specify only fpga tasks and/or change the task granularity at SMP. In fact, for the same task scheduling policy, when the programmer decides to specify only target device(fpga) for the MxM task the performance is much better. Fig. 18 shows an execution trace for this scenarios at the same scale than the previous execution trace; achieving a speed-up of more than 2 × (considering the matrix multiply part of the execution trace).
On the other hand, those traces do not give much information about the memory transfer (DMA) from/to Host/FPGA, possible overlapping of memory transfers and FPGA acceleration, and FPGA computation time in the two accelerators. For this reason, it is important to have hardware profiling support to provide useful FPGA profiling information to the programmer, from inside the FPGA. Fig. 19 shows the zoom in of an execution trace where it is shown the information of the DMA tranfers (input -DMA_in and output -DMA_out ) and FPGA acceleration computation when using two execution time is around 3 times the DMA_out , and very similar to the FPGA acceleration computation. With that, the programmer and programming model developer can detect bottlenecks on the applications or the task execution model.
DF-Threads initial results
We are reporting in this sub-section our experimental results when AXIOM platform consists of 1, 2 or 4 nodes. In this case, the execution model is based on the DF-Threads and the methodology illustrated in Section 6 . For simplicity, we use a well-known benchmark which is the blocked matrix multiplication (see Fig. 2 ). The parallelization is based on the ratio between the matrix size n and the block size b (i.e., the expected number of DF-Threads is n/b ). In our experiment, we consider three matrix sizes: n = 256, 512, 1024 while the block size is fixed to b = 4 and we report the results in Fig. 20 and in Fig. 21 . In such cases, the number of DF-Thread is respectively 64, 128, 256 . The interesting result is related to the total number of instructions. As we can see from Fig. 20 , for each matrix size the instruction count has almost the same value once we vary the node size from 1 to 4 (three superposing lines). The reason for that is due to the small overhead to manage DF-Threads across nodes. Moreover, the number of instructions follow the theoretical increase (i.e., the number of instructions increases as O ( n 3 )) in the case of a classical block-matrix multiplication closely. We normalized the total number of instructions for each curve to the case of matrix size n = 256 to compare the three experimental cases and the theoretical O ( n 3 ) line in Fig. 20 .
As we can see from Fig. 21 , the scalability improves significantly when we have a larger number of threads. In the case of n = 1024, b = 4 the speedup is almost ideal (for four nodes the speedup is almost 4 ). We do not report here the effect of different block sizes, but for smaller block sizes we typically achieve better scalability [36] . What has to be stressed here is the possibility to scale performance across nodes that have separate address spaces. 
Related works
In last few years CPS domain has gained tremendous importance, and as a consequence lot of works been done by the academia as well as industry. We refer readers to the general survey on CPS [37] for more information. There are many similar/relevant completed (such as CONTREX [10] , MultiPARTES [13] , ASAM [38] , SCUBA [39] ) and on-going European projects (such as DREAMS [11] , EM C 2 [12] ) which are focused on many different aspects (mostly focused on the mixed-criticality application domain) of CPS. We are discussing few of them which are more relevant to our works.
CONTREX project mainly focused on developing energy efficient and low-cost hardware design for embedded mixed-criticality system based applications (such as automotive, aeronautics and telecommunications). The primary aim of CONTREX is to enable energy and cost efficiency through the analysis and optimisation of real-time, power, and temperature based on different criticality levels demands. The main objective of MultiPARTES is to provide an execution environment and tools to support the development of mixed-criticality applications. It offers multicore platform based virtualisation layer over partitioned embedded platforms to separate the execution environment in multicore systems. Completed EU projects such as SCUBA also developed a CPS architecture for self-organizing, cooperative and robust building automation systems (BAS) [39] . Similarly, automatic architecture synthesis and application mapping (ASAM) targeted a uniform process for heterogeneous multicore embedded systems based on application specific instruction-set processors. It aims at defining a new design environment by providing unified design methodology and set of tools to allow rapid exploration of algorithms, architecture design spaces, and also system-level synthesis.
Ongoing EU project such as DREAMS focuses on the cross domain architecture based on open-source (XtratuM) virtualization and design tools for supporting execution of mixed critical applications on networked multicore chips; EMC 2 project provides a flexible MPSoC architecture which can be tailored by middleware for executing real-time and mixed-criticality applications. These mentioned projects are highly focused on (mixed) critical applications and evaluate their platforms mostly on avionics, wind power based application domains. However, AXIOM provides a generic programming model which can work with its high-speed interconnect subsystem on multiple platforms together with its full stack of software as well as proper hardware support.
Conclusions
In this paper we presented the AXIOM platform, which provides an integrated approach including a heterogeneous SoC (cur- 
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JID: MICPRO [m5G; July 7, 2017; 14:21 ] rently with an FPGA) board, a new high-performance connection link to form clusters of processing nodes, and the task-based programming model, that can support single and multiple-node heterogeneous parallel execution, transparently to the programmer. To evaluate the AXIOM platform, we ran two well-established micro-benchmarks, namely the matrix multiplication and the Nbody simulation on the project software and hardware platforms. Results show that performance scales well with respect to the number of deployed processing nodes, while keeping the development effort low for application programmers.
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